Senior Digital Design Engineer, Air Dominance and Strike

ABOUT THE TEAM 

The Air Dominance and Strike (AD&S) Electrical Engineering Team develops high-reliability avionics, embedded processing, and power systems for Group 5 air vehicles and missile platforms. Working across hardware, software, and mission autonomy, the team delivers flight-critical electronics, PCB assemblies, and FPGA-based processing architectures for Anduril's next-generation autonomous air platforms. AD&S Electrical Engineers drive end-to-end development, from system architecture and circuit design through verification, integration, and flight test, delivering mission-ready systems that meet demanding performance, reliability, and survivability requirements. 

ABOUT THE JOB  

We are looking for an Senior FPGA Design Engineer to join our team in Costa Mesa, CA. In this role, you will design and integrate RTL for FPGA and SoC platforms used in high-performance embedded systems, avionics, and mission-critical hardware. You will work across the full development cycle, from requirements and microarchitecture through RTL implementation, simulation, synthesis, timing closure, lab bring-up, and system integration. 

We welcome candidates from a range of complex digital hardware environments. 

WHAT YOU'LL DO 

• Design and implement RTL in VHDL, Verilog, or SystemVerilog for FPGA and SoC-based systems. 

• Translate system and hardware requirements into microarchitecture, interface definitions, and implementation plans. 

• Own FPGA designs or major functional blocks from architecture through integration, timing closure, and lab debug. 

• Develop and execute simulation, synthesis, and implementation flows, including timing and resource closure. 

• Debug functional, timing, and integration issues in simulation and on hardware. 

• Support board bring-up, lab validation, and system integration on target platforms. 

• Collaborate with hardware, embedded software, systems, and verification engineers to deliver complete solutions. 

<li data-leveltext="" data-font="Symbol" data-listid="3" data-list-defn-props="{"335552541":1,"335559685":720,"335559991":360,